);
endmodule)
//cntalways @(posedge clk or negedge rst_n)beginif(!rst_n)begincnt <= 0;endelse if(add_cnt)beginif(end_cnt)cnt <= 0;elsecnt <= cnt + 1;endend
assign add_cnt>>=));assign end_cnt>)=) add_cnt && cnt == ;