assign hour = (alert)?hour_r:hour_alert; 这句话什么意思(verilog)
if(alert) hour = hour_r; else hour = hour_alert;