module block(p0, pl,s,f);input p0,p1,s;output f;reg f;always@(p0 or p l or s)beginif(s==1'b0)f<=p0;else f<=p1;endendmodule