用always语句实现周期为200ns的时钟信号clk

verilog语言用always语句实现周期为200ns的时钟信号clk

`timescale 1ns/1ns

reg    clk;
initial
    clk = 0;
always
    clk = #100 ~clk;